-
Filter by Topic
Most Popular
All Topics
- List all discussions
Internal PEC BC's
|
Thread index | Previous thread | Next thread | Start a new discussion |
August 25, 2010 3:11pm UTC
Internal PEC BC's
Hi all,
I'm simulating a metmaterial unit cell -- basically just traces on a PCB substrate. I can simulate easily using copper material for the traces, but I run into problems when I want to simulate the traces as a PEC.
I can simulate the trace as a PEC as long as the trace has 0 thickness, but as soon as I extrude the trace with a thickness I get errors.
It seems my solution lies with creating identity pairs but I am at a loss as to how to accomplish this. I have read knowledgebase 977 and attempted to create an identity pair at the interface between the substrate and the trace and set it as a PEC to no avail. I get the feeling I am missing something here...so if anyone has any insight on this, please help.
I'm using 4.0a
Thanks
Jason
Reply | Reply with Quote | Send private message | Report Abuse
Rules and guidelines

